Abstract-In this paper, we propose the application of a dual material gate (DMG) in a tunnel field-effect transistor (TFET) to simultaneously optimize the ON-current, the OFF-current, and the threshold voltage and also improve the average subthreshold slope, the nature of the output characteristics, and immunity against the drain-induced barrier lowering effects. We demonstrate that, if appropriate work functions are chosen for the gate materials on the source side and the drain side, the TFET shows a significantly improved performance. We apply the technique of DMG in a strained double-gate TFET with a high-k gate dielectric to show an overall improvement in the characteristics of the device, along with achieving a good ON-current and an excellent average subthreshold slope. The results show that the DMG technique can be applied to TFETs with different channel materials, channel lengths, gate-oxide materials, gate-oxide thicknesses, and power supply levels to achieve significant gains in the overall device characteristics.
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I. INTRODUCTION
T UNNEL field-effect transistors (TFETs) exhibit an excellent subthreshold swing and a very low leakage current and hence are being actively investigated for future low-power complementary metal-oxide-semiconductor (CMOS) applications [1] - [20] . However, TFETs suffer from a low ON-current (I ON ); therefore, various techniques to improve the I ON in a TFET have been suggested [4] - [14] . The mechanism of current transfer and the saturation in the output characteristics in a TFET are quite different from a conventional MOSFET [16] . As a result, TFETs often exhibit delayed saturation in the output characteristics. This can potentially be detrimental for CMOS applications; therefore, the nature of the output characteristics must be carefully considered while designing TFETs. In addition, the dependence of the drain current on the drain voltage in a TFET is different from a conventional MOSFET [16] , [18] . Strong drain-induced barrier lowering (DIBL) effects are sometimes manifested in a TFET, and this can severely limit the utility of the device [18] . Therefore, to employ TFET for lowpower CMOS applications, it is desirable that, in addition to improving the ON-current and the subthreshold swing, the overall device characteristics of the TFET be improved. In this paper, we propose the application of a dual material gate (DMG) [21] - [23] in a double-gate TFET (DGTFET) and demonstrate using 2-D device simulations that, by engineering the work functions of the dual gates, it is possible to simultaneously optimize the ON-current I ON , the OFF-current I OFF , and the threshold voltage V T , and also improve the average subthreshold slope SS AVG , the nature of the output characteristics, and the immunity against DIBL effects. It has already been demonstrated in the previous works that a conventional DGTFET suffers from an unacceptably low I ON [4] - [10] , [20] . The DMG technique alone cannot bring the I ON of a DGTFET to that of the MOSFET levels. It has also been shown that, when the channel is composed of a smaller bandgap material, the I ON in a TFET improves dramatically [10] - [14] . Therefore, we demonstrate the application of the DMG technique in a TFET composed of a small band-gap material, so that the I ON is good enough for practical purposes. In [10] , the strained DGTFET (SDGTFET) has been demonstrated to improve the I ON and the subthreshold swing. SDGTFET is structurally the same as a DGTFET, except that the silicon body is composed of SiGe-free sSOI. The strain in an SDGTFET is controlled by the Ge mole-fraction (x) that has been used to fabricate the sSOI [25] - [27] . Since the introduction of strain decreases the band gap of the silicon, an SDGTFET shows a remarkably improved device performance [10] . In [5] , it has been shown that a high-k gate dielectric improves the coupling between the gates and the tunnel junction, resulting in an improved performance of a DGTFET. Therefore, we demonstrate the application of the DMG technique in an SDGTFET with a high-k gate dielectric to not only achieve an improved I ON and SS AVG but also improve the overall performance of the device. It is also demonstrated that, using the additional handle of the DMG, the scalability of the TFET can be extended below 20-nm channel lengths. Finally, considering the potential application of a TFET as a low-power device, the suitability of DMG-SDGTFET is studied at V DD = 0.5 V [20] .
The rest of this paper is organized as follows: Section II describes the structure of a DMG-DGTFET and the simulation model used in this study. Section III presents simulation results for a DMG-DGTFET and demonstrates the advantages of using a DMG. In this section, the channel length of the device is taken as 50 nm since the physical phenomenon is easier to appreciate at comparatively larger device dimensions. Section IV demonstrates the improvement in the characteristics of the device due to DMG in an SDGTFET. In this section, the channel length is taken to be 25 nm. The analysis of the DMG-SDGTFET has been done for V DD = 1.0 V, followed by V DD = 0.5 V. Finally, Section V draws important conclusions out of this study. Fig. 1 shows the cross-sectional view of the proposed DMG-DGTFET in which both the top and bottom gates are composed of materials with two different work functions. We refer to the gate closer to the source as the tunnel gate and the one closer to the drain as the auxiliary gate. The fabrication of a DMG-DGTFET could be done using the techniques reported for fabricating a DMG-FET [21] , [22] . All the simulations have been carried out using ATLAS version 1.12.1.R [24] . Since the tunneling process is a nonlocal, the spatial profile of the energy bands and the band-gap narrowing effects are included [24] . We have used a nonlocal tunneling model in this study and validated our simulation model using [5] . We have taken the source and drain doping profiles as abrupt throughout our simulations as in earlier works [4] , [5] , [10] , [12] , [15] . The simulation model used in this paper, including the tunneling model and the model for strained silicon, has also been used in [10] and [15] .
II. DEVICE STRUCTURE AND SIMULATION MODEL
The device parameters used are given as source doping = 10 20 /cm 3 , drain doping = 5 × 10 18 /cm 3 , body doping = 10 17 /cm 3 , silicon body thickness (t si ) = 10 nm and gate oxide thickness (t ox ) = 3 nm, channel length (L) = 50 nm, tunnel gate length (L tunn ) = 20 nm, and auxiliary gate length (L aux ) = 30 nm.
III. DMG DGTFET
First, we analyze the impact of the work function of the auxiliary gate (Φ aux ) on the I OFF in a DMG-DGTFET. Fig. 2 already large, the tunneling probability is not affected significantly. Next, we analyze the impact of the tunnel-gate work function (Φ tunnel ) on the characteristics of a DMG-DGTFET. Fig. 3(a) and (b) shows the change in the band diagram of the device as Φ tunnel is decreased, keeping Φ aux fixed at 4.4 eV. In the OFF-state [ Fig. 3(a) ], there is no band overlap on the source side, when Φ tunnel is reduced to 4.0 eV, and hence, the I OFF is expected to be quite low. In the ON-state [ Fig. 3(b) ], with the reduction in Φ tunnel , the band overlap increases, and the tunneling width decreases, leading to a significant increase in the tunneling probability on the source side. Fig. 3(c) shows the change in the transfer characteristics of the DMG-DGTFET as Φ tunnel is decreased from 4.8 to 4.0 eV. As expected, the I ON increases by about four orders of magnitude, and the V T (computed as V GS when the drain current reaches 1 × 10 −7 A/μm) reduces to 0.5 V at Φ tunnel = 4.0 eV. The I OFF is below 1 fA/μm for all values of Φ tunnel .
The aforementioned analysis shows that Φ aux and Φ tunnel can be adjusted for better I OFF , I ON , and V T tradeoffs. Since there is a large OFF-state tunneling when Φ tunnel < 4.0 eV (on the source side) or Φ aux > 4.8 eV (on the drain side), we have optimized Φ aux and Φ tunnel within 4.0-4.8 eV. Fig. 3(c) shows that, when we decrease Φ tunnel , the V T reduces, and the I ON increases. Since, in general, DGTFET suffers from a low I ON and high V T , it is desirable to adjust the device parameters to obtain a maximum I ON and a minimum V T . Therefore, we choose Φ tunnel to be the lowest possible value, i.e., 4.0 eV. Fig. 2(c) shows that, when we increase Φ aux , the I OFF decreases. However, making Φ aux > 4.4 eV reduces the I ON without significantly improving the I OFF . Therefore, 4.4 eV is chosen as the optimal value for Φ aux . There are several metal candidates that can be engineered to obtain the desired Φ aux (4.4 eV) (e.g., W, Ta, and Mo) and Φ tunnel (4.0 eV) (e.g., Mo, Ni-Ti, and Sc) [28] - [30] . Next, we find an optimum value of the tunnel gate length L tunn for the given Φ aux , Φ tunnel , and L (50 nm). Fig. 4 shows that the I OFF decreases and the I ON remains unchanged as L tunn is decreased up to 20 nm. However, there is no significant impact on the I OFF below 20 nm. Therefore, we have chosen L tunn = 20 nm.
The transfer characteristics in Fig. 5 show that the DMG-DGTFET has simultaneously high I ON and low I OFF , which cannot be achieved using an SMG-DGTFET. It may be noted that the ratio I ON /I OFF in an SMG-DGTFET can be improved by adjusting Φ m , as demonstrated in [10] . It is found that, at approximately Φ m = 4.2 eV, the best possible value of I ON /I OFF (about 3 × 10 9 ) is achieved in the given SMG-DGTFET. The ratio of I ON /I OFF is in the range of 1 × 10 10 for a DMG-DGTFET. The improvement in the ratio of I ON /I OFF in a DMG-DGTFET is, to some extent, a consequence of the improvement in the average subthreshold slope SS AVG . The SS AVG is an important parameter for a TFET and is computed as where V T is the threshold voltage, V OFF is the gate voltage from which the drain current starts to take off (as shown in Fig. 5 ), I VT is the drain current at V GS = V T , and I VOFF is the drain current of the device at V GS = V OFF (as shown in Fig. 5 ) [5] , [31] . The SS AVG improves from 73 mV/dec in an SMG-DGTFET to 58 mV/dec in the DMG-DGTFET. It is worth mentioning that manipulation of the Φ m in the SMG-DGTFET just shifts the transfer characteristics parallel to the X-axis and cannot improve the SS AVG . However, in a DMG-DGTFET, Φ aux and Φ tunnel provide an additional handle to manipulate different sections of the transfer characteristics, as shown using energy band diagrams in Figs. 2 and 3 , and thereby improve SS AVG . Fig. 6 shows the normalized output characteristics with respect to the drain current at V DS = 1 V. The saturation voltage (V DSAT ) is computed as the V DS required to make I D reaches 95% of the I D at V DS = 1 V. For V GS = 0.7 V, V DSAT reduces from 0.94 V for an SMG-DGTFET to 0.74 V for a DMG-DGTFET. The saturation voltage in a TFET corresponds to the disappearance of the inversion charge in the channel [16] . The electron concentration along a horizontal cutline close to the gate at different V DS 's is shown in Fig. 7 . Since Φ aux > Φ m , the inversion charge density in the channel on the drain side is lower in the DMG-DGTFET, compared with the SMG-DGTFET. Therefore, disappearance of the channel charge is facilitated in the DMG-DGTFET, and a quicker onset of saturation is observed. It may be noted that a low Φ m in a DGTFET results in a delayed saturation in the output characteristics. However, increasing Φ m would result in an undesirable decrease in I ON and an increase in V T . In a DMG-DGTFET, a low V DSAT and a high I ON are attained simultaneously by using a high Φ aux and a low Φ tunnel . Hence, the DMG-DGTFET exploits the advantages of both the low and the high workfunction gate to attain an overall improvement in the device characteristics. Fig. 8(a) and (b) shows the transfer characteristics of the SMG-DGTFET (Φ m = 4.2 eV) and the DMG-DGTFET, respectively. The difference in V GS at a constant drain current for the transfer characteristics of V DS = 1.0 V and V DS = 0.1 V (as shown in Fig. 8 ) is a manifestation of DIBL in a DGTFET [18] . The difference in V GS that is marked in Fig. 8 is found to be 0.215 V for the SMG-DGTFET and 0.131 V for the DMG-DGTFET. Therefore, the DMG-DGTFET is more immune against DIBL effects.
IV. DMG SDGTFET
Although the results presented in the previous section show a significant improvement in the characteristics of a DGTFET due to the application of the DMG, the I ON of the DMG-DGTFET is about 10 μA/μm, which is unacceptably low for the CMOS applications [20] . One of the most effective techniques in improving the I ON is to choose a lower band-gap material for the channel [10] - [14] , [20] . Therefore, we choose an s-SOI-based SDGTFET (Ge mole fraction x = 0.2) in this section and also make the following modifications to the device that was studied so far: 1) HfO 2 (k = 21), with t ox = 2 nm being used as the gate oxide to further boost the I ON [5] , and 2) channel length L is taken as 25 nm, so that it is more realistic with the future applications. The detailed description of the impact of strain on the material properties and the simulation parameters of the silicon can be found in [10] and [15] . It should also be noted that, as in the previous works [5] , [12] , [17] , [18] , and [31] , we have not considered the gate leakage through the thin HfO 2 gate oxide. Using the methodology previously outlined for the DGTFET, the optimum device parameters for the I ON , I OFF , and V T tradeoffs in a DMG-SDGTFET are found to be Φ tunnel = 4.3 eV, Φ aux = 4.6 eV, and L tunn = 12 nm. The transfer characteristics obtained for SMG-SDGTFET and SDGTFET. The preceding results show that an excellent device characteristic is achieved in a DMG-SDGTFET. Fig. 10 shows the change in V T with L for an SMG-SDGTFET and a DMG-SDGTFET. For an SMG-SDGTFET, there is no change in V T up to about 20 nm. However, when L < 20 nm, the SMG-SDGTEFT does show significant V T rolloff [10] , [17] . A DMG-SDGTFET also shows no change in V T up to 20 nm when the L tunn is fixed to 12 nm. However, for L ≤ 20 nm, L tunn can be adjusted (L tunn = 12 nm for L = 20 nm, L tunn = 10 nm for L = 15 nm, and L tunn = 7 nm for L = 10 nm) to alleviate the problem of V T rolloff, as shown in Fig. 10 . Therefore, DMG provides an additional handle to extend the scalability of the TFET. The I ON of both an SMG-SDGTFET and a DMG-SDGTFET is not significantly affected by scaling.
Since TFETs are being actively investigated as enablers of future logic circuits operating with a V DD < 0.5 V, we analyze the suitability of the DMG-SDGTFET at V DD = 0.5 V [20] . Since low-power applications impose a stricter requirement on the subthreshold swing, we choose an SDGTFET with higher Ge mole fraction (x = 0.5) [10] . The optimal device parameters for DMG-SDGTFET with x = 0.5, V DD = 0.5 V, L = 25 nm and HfO 2 gate oxide with t ox = 2 nm are given as follows: Φ tunnel = 4.5 eV, Φ aux = 4.7 eV, and L tunn = 10 nm. 
V. CONCLUSION
In this paper, we have studied the implications of the application of a DMG in a TFET to simultaneously improve the overall performance of the device. We have demonstrated that the technique of using DMG can be applied in a DGTFET to obtain good I ON , I OFF , and V T tradeoffs, along with an improvement in SS AVG , improve the nature of the output characteristics, and increase the immunity against the DIBL effects. We have also shown that DMG provides a technique to exploit the advantages of both a high and a low work-function gate in a TFET and thereby obviate the problems of both these types of gates. The improvement in device characteristics obtained using a DMG in an SDGTFET further demonstrates that the technique of DMG is capable of improving the overall device characteristics in the TFETs under the following conditions: 1) using smaller band-gap channel material like sSOI; 2) based on high-k gate dielectric (HfO 2 ); 3) having smaller t ox = 2 nm; 4) having smaller channel length L = 25 nm; 5) driven by lower V DD = 0.5 V. It is worth mentioning that using a DMG in a TFET will bring further complexity to the device fabrication. In addition, fabricating a DMG at a very small device dimension (channel length less than 100 nm) and extending it to below 10 nm may be challenging. However, since there is an appreciable improvement in the overall device characteristics, the complexity in the device fabrication might be acceptable, and further fabricationdriven experiments on DMG at smaller dimensions are worth exploring. For the last ten years, he has been working on various aspects of design and verification of integrated circuits. His research interests include quantum devices, low-power methodologies, and design optimizations. 
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